hwtLib.amba.sim.axi3DenseMem.
Axi3DenseMem
(clk, axi=None, axiAR=None, axiR=None, axiAW=None, axiW=None, axiB=None, parent=None)[source]¶Bases: hwtLib.abstract.denseMemory.DenseMemory
Simulation memory for Axi3/4 interfaces (slave component)
__init__
(clk, axi=None, axiAR=None, axiR=None, axiAW=None, axiW=None, axiB=None, parent=None)[source]¶Parameters: |
|
---|---|
Attention: | use axi or axi parts not bouth |
Attention: | memories are commiting into memory in “data” property after transaction is complete |
hwtLib.amba.sim.axiMemSpaceMaster.
AxiLiteMemSpaceMaster
(bus, registerMap)[source]¶Bases: hwtLib.sim.abstractMemSpaceMaster.AbstractMemSpaceMaster
Controller of AxiLite simulation agent which keeps track of axi lite transactions and aggregates them to proper register names on target bus
_axi3lite_writeAddr
(addrChannel, addr, size)[source]¶add address transaction to addr channel of agent
_axi4lite_writeAddr
(addrChannel, addr, size)[source]¶add address transaction to addr channel of agent